What is claimed is:

1

2

3

- 1 1. A method for filling a uniform mask layer in a trench of a trench capacitor, comprising: 2 providing a semiconductor substrate, wherein the 3 semiconductor substrate has a dense trench area and 4 5 a less dense trench area with a plurality of trenches formed in both areas respectively; 6 forming a mask layer covering the semiconductor 7 substrate, wherein the trenches are filled with the 8 mask layer; 9 etching the mask layer at an angle until the dense trench 10 11 area and the less dense trench area in the semiconductor substrate are exposed to leave the 12 mask layer in the trenches; and 13 14 etching the mask layers in the trenches, and a uniform 15 thickness of the mask layer in each trench is achieved. 16
 - 2. The method for filling a uniform mask layer in a trench of a trench capacitor of claim 1, wherein the angle is greater than 45 degrees relative to the normal angle.
 - 3. The method for filling a uniform mask layer in a trench of a trench capacitor of claim 1, wherein the mask layer is a photoresist layer.
 - 4. A method for filling a uniform mask layer in a trench
 of a trench capacitor of a DRAM, comprising:
 - providing a semiconductor substrate, wherein a first liner layer and a second liner layer sequentially

5	formed thereon, and the semiconductor substrate has
6	a dense trench area and a less dense trench area
7	with a plurality of trenches formed in both areas
8	respectively;
9	conformably forming a doped insulating layer covering
10	the second liner layer and the trenches;
11	forming a photoresist layer covering the doped insulating
12	layer and the trenches are filled with the
13	<pre>photoresist layer;</pre>
14	etching the photoresist layer at an angle until the dense
15	trench area and the less dense trench area in the
16	semiconductor substrate are exposed to leave the
17	photoresist layer in the trenches;
18	etching the photoresist layers in the trenches, and a
19	uniform thickness of the photoresist layers in each
20	trench is achieved;
21	etching the doped insulating layer using the photoresist
22	layers as etching masks until the exposed doped
23	insulating layer is removed to leave the doped
24	insulating layer in the trenches;
25	removing the photoresist layer; and
26	diffusing the doped insulating layers to form a plurality
27	of doped areas in the semiconductor substrate,
28	wherein the doped areas are substantially the same
29	in size.
1	5. The method for filling a uniform mask layer in a
2	5. The method for filling a uniform mask layer in a trench of a trench capacitor of claim 4, wherein the first
3	liner layer is a liner oxide layer.
J	Tinct tayer to a liner oxide tayer.

- 1 6. The method for filling a uniform mask layer in a 2 trench of a trench capacitor of claim 4, wherein the second 3 liner oxide layer is a liner nitride layer.
- 7. The method for filling a uniform mask layer in a trench of a trench capacitor of claim 4, wherein the doped insulating layer is an ASG layer.
 - 8. The method for filling a uniform mask layer in a trench of a trench capacitor of claim 4, wherein the angle is greater than 45 degrees relative to the normal angle.
 - 9. A method for forming a uniform bottom electrode in a trench of a trench capacitor, comprising:
 - providing a semiconductor substrate, wherein the semiconductor substrate has a dense trench area and a less dense trench area with a plurality of trenches formed in both areas respectively;
 - sequentially forming a first liner layer, a second liner layer, a mask layer, and a patterned photoresist layer with a plurality of openings, wherein a portion of the mask layer is exposed via the openings;
 - sequentially etching the exposed mask layer, the second liner layer, the first liner layer, and the semiconductor substrate using the patterned photoresist layer as an etching mask to form a plurality of trenches in a dense trench area and a less dense trench area;
 - sequentially removing the patterned photoresist layer and the mask layer;

19	conformably forming a doped glass layer covering the
20	second liner layer and the trenches;
21	forming a photoresist layer covering the doped glass
22	layer, and the trenches are filled with the
23	photoresist layer;
24	etching the photoresist layer at an angle until the dense
25	trench area and the less dense trench area in the
26	semiconductor substrate are exposed to leave the
27	photoresist layer in the trenches;
28	etching the photoresist layer to a predetermined depth
29	in the trenches, and a remaining photoresist layer
30	is formed;
31	removing the exposed doped glass layer using the remaining
32	photoresist layer as a mask;
33	removing the remaining photoresist layer;
34	annealing the semiconductor substrate to form an ion doped
35	area as a bottom electrode in the semiconductor
36	substrate; and
37	removing the doped glass.
1	10. The method for forming a uniform bottom electrode
2	in a trench of a trench capacitor of claim 9, wherein the first
3	liner layer is a liner oxide layer.
1	11. The method for forming a uniform bottom electrode
2	in a trench of a trench capacitor of claim 9, wherein the second

12. The method for forming a uniform bottom electrode in a trench of a trench capacitor of claim 9, wherein the mask layer is a BSG layer.

liner oxide layer is a liner nitride layer.

. Client's ref.:91303 File:0548-9921-US/final/Claire/Steve

- 1 13. The method for forming a uniform bottom electrode 2 in a trench of a trench capacitor of claim 9, wherein the doped 3 insulating layer is an ASG layer.
- 1 14. The method for forming a uniform bottom electrode 2 in a trench of a trench capacitor of claim 10, wherein the 3 angle is greater than 45 degrees relative to the normal angle.